Skip to content

Technology Comparisons

This page compares the Q-Memory photonic platform against competing quantum computing architectures and AI acceleration technologies.

FeatureSuperconducting QubitsTrapped IonsPhotonic (Q-Memory)
Operating temperature~10 mK (dilution refrigerator)Room temperature (vacuum)Room temperature (photonic core)
Cooling infrastructureBuilding-scale, $1M+Compact vacuum systemCompact cryo-insert (detectors only)
Qubit coherence time~100 µsMinutesN/A (photons don’t rest)
Gate speed~10–100 ns~1–10 µs~1–10 ns (optical)
Two-qubit gate successDeterministicDeterministicProbabilistic (~25–50%)
Scalability path2D chip tilingIon trap arraysPhotonic chiplet integration
Fabrication processSpecialised superconductingPrecision ion trapsCMOS-compatible photonic foundry
Dual-use (AI)NoNoYes — same hardware

Advantage: Room-temperature core operation eliminates the multi-million dollar dilution refrigerator. Fabrication uses standard semiconductor processes. The same hardware serves both quantum and AI workloads.

Limitation: Two-photon logic operations are probabilistic, not deterministic. This is compensated by running many parallel operations and routing successful outcomes — but it costs chip area and requires more photons per logical gate.

Multiple organisations are developing photonic quantum computing platforms. The general landscape:

CharacteristicResearch-stage systemsQ-Memory direction
Primary waveguide materialSilicon or silicon nitrideSilicon nitride (low loss priority)
Phase controlThermal (most systems)Thermal (Phase 0) → electro-optic (Phase 1+)
Non-volatile weight storageNot standardIntegrated (Phase 1+)
CMOS co-integrationOff-chip (most)On-chip (Phase 1+)
Photon sourceExternal (most)On-chip (Phase 1+)
AI dual-useNot typicalCore design goal

The Q-Memory approach prioritises three differentiators not typically combined in a single platform: low-loss silicon nitride waveguides, non-volatile optical memory for weight storage, and dual quantum/AI use of the same hardware.

MetricGPU (high-end)Photonic platform (Phase 2)
Matrix multiply latencyMemory-bound; 100 ns–10 µsConstant; ~20–30 ns
Static inference power (weights held)100s of W (DRAM refresh + leakage)~0 W (non-volatile optical memory)
Bandwidth bottleneckMemory bus (TB/s, finite)None — computation in optical domain
ProgrammabilityGeneral purposeMatrix operations only (dense, linear)
Quantum capabilityNoneYes — same hardware
Fabrication maturityHigh (decades of production)Low (Phase 0 validation 2026)

The photonic platform is not a general-purpose compute replacement. GPUs are far superior for workloads with irregular memory access patterns, branching, integer operations, and anything not reducible to repeated dense matrix multiplications.

The photonic advantage is specific and significant: dense matrix operations with slowly-changing or fixed weights, run many times. AI inference is the canonical example.

Several companies are building analog electrical accelerators for matrix operations (using resistive arrays or similar approaches). Compared to these:

MetricAnalog electrical acceleratorPhotonic platform
Computation mediumElectrical currentLight
Compute speed~10–100 ns~1–30 ns
Cross-talkPresent (capacitive coupling)Low (optical isolation)
Weight precision~4–8 bits (limited by noise)Multi-bit (phase precision)
Quantum capabilityNoneYes
Non-volatile weight storageSome (PCM-based)Yes (optical memory)

The non-volatile optical memory layer in the Q-Memory platform can be compared with other non-volatile memory technologies used in AI and computing:

Memory typeWrite speedStandby powerEnduranceRead speedAnalog levels
Flash (NAND)~100 µs–ms~0 W~10⁵ cycles~50 µs3–4 bits
MRAM~10 ns~0 W~10⁸ cycles~5 ns1–2 bits
Resistive RAM~100 ns~0 W~10⁶–10⁹ cycles~50 ns2–4 bits
Non-volatile optical memory~10 ns (optical pulse)0 W>10³–10⁵ cyclesOptical readout5–7 bits

The key distinction for AI applications: optical memory elements hold phase values directly usable for optical computation — not digital bits that must be converted back to analog. This eliminates the digital-to-analog conversion step that limits other analog AI memory approaches.

Detector typeOperating tempEfficiencySpeedNotes
Silicon APDRoom temp~30–50%~nsLow efficiency at telecom wavelengths
InGaAs APDRoom temp~20–30%~nsBetter for telecom; higher noise
Superconducting nanowire~2 K>98%~psBest efficiency; requires compact cryo
Ge-on-Si photodetectorRoom temp>90%~40 GHzClassical signals only; no single-photon

Phase 0 uses room-temperature detectors (external). Phase 1+ uses high-efficiency cryogenic detectors for the quantum detection paths, co-packaged with the photonic chip in a compact closed-cycle cooler — not a full dilution refrigerator.

Summary: When to Choose Photonic Quantum Computing

Section titled “Summary: When to Choose Photonic Quantum Computing”

The photonic approach is well-matched to scenarios where:

  • Room-temperature operation of the core compute element is important for deployability
  • Quantum communications (QKD) is a use case alongside computation
  • AI inference acceleration with low power is a concurrent requirement
  • Standard foundry manufacturing is needed for cost and scalability
  • Telecom wavelength operation is needed for fibre compatibility

It is less well-matched to scenarios where:

  • High gate rates with deterministic two-qubit logic are required and chip area is constrained
  • Long coherence times for complex algorithms are the primary requirement
  • General-purpose computing beyond matrix operations is needed